

Materials Science in Electronics devices

- Semiconductor devices -

2016 Yutaka Oyama

oyama@material.tohoku.ac.jp

<http://www.material.tohoku.ac.jp/~denko/lab.html>

Contents

- Material issue of semiconductor devices and fabrication process
- **Schematics of thin film growth (Molecular Layer Epitaxy, etc.)**
- Ultra fast and high frequency semiconductor electronic and photonic devices -1
- Ultra fast and high frequency semiconductor electronic and photonic devices -2
- Crystal growth and semiconductor device epitaxy
- Device grade evaluation of semiconductor crystals

半導体デバイスは、「金属・半導体・セラミックス」を総合して形成。
理想型静電誘導トランジスタのプロセス例


DETAILED CRITICAL PROCESSES FOR ISIT

METAL/CERAMICS/SEMICONDUCTOR BREAKTHROUGH PROCESSES

SELECTIVE EPITAXY
(SELF-ALIGN PROCESS)

LOW ρ_c CONTACT (METAL/SEMI CONTACT)
NON-ALLOYED
VERY THIN MIXED LAYER

LOW-T&DAMAGE SiN CVD
(REMOTE PLASMA CVD)







ULTRA SHALLOW GROVE
LOW-T&DAMAGE ETCHING
(PHOTO-STIMULATED GAS FLOW ETCHING)






HEAVY DOPING
DOPING EPITAXY 10^{19} - 10^{20} cm⁻³
(SURFACE STOICHIOMETRY CONTROL)

LOW-T& SELECTIVE
MOLECULAR LAYER EPITAXY (MLE)
WITH ATOMIC ACCURACY (AA)

HIGH QUALITY
REGROWN INTERFACE
(SURFACE STOICHIOMETRY CONTROL)



n+ GaAs:Se 5.6 nm
undop. AlGaAs 11.9 nm
n+ GaAs:Se 3.5 nm



S/D=3.5nm

薄膜エピタキシャル成長 Thin film epitaxial growth

□液相エピタキシ

希薄環境相の結晶成長
徐冷法
ネルソン法
温度差法

LPE
Liquid phase epitaxy

LED,LDなど
発光デバイスの大量生産
一般的にはミクロン・サブミクロンデバイスに適用
高純度(偏析効果)・高品質
低コスト

□気相エピタキシ

VPE
Vapor phase epitaxy

塩化物気相エピタキシ
有機金属気相エピタキシ
(MOVPE)
など

発光デバイス～トランジスタ・量子効果デバイスまで
ミクロン～サブミクロン～ナノ構造まで広範囲
原料の高純度化
気相反応＋表面反応

□超高真空エピタキシ


UHV
Ultra high vacuum
epitaxy

分子線エピタキシ(MBE)
分子層エピタキシ(MLE,ALE)
ケミカルビームエピタキシ(CBE)
など


発光デバイス～トランジスタ・量子効果デバイスまで
ミクロン～サブミクロン～ナノ構造まで広範囲
原料の高純度化
表面反応

Detailed reaction processes of Epitaxial growth



Vapor phase or solution reaction



Spiral growth nucleus centers on facets
LPE GaAs (screw dislocation)



Principle of MLE :GaAs case



◇Molecular Layer Epitaxy in brief

ALE(Atomic Layer Epitaxy) of poly-ZnS on glass substrate for EL application

T. Suntola, U.S. Patent 4058430, 1977.


M. Ahonen, M. Pessa, T. Suntola, *Thin Solid Films* **65** (1980) 301.

MLE(Molecular Layer Epitaxy) of GaAs single crystal on GaAs


J. Nishizawa et. al. *Extended Abstracts of the 16th Conference on Solid State Device and Materials* (The Japan Society of Applied Physics, Kobe, Japan, 1984), p. 1.

J. Nishizawa, et. al. *J. Electrochem. Soc.*, **132** (1985) 1197.

Principle of MLE




Mono-molecular layer epitaxy
Self-limiting epitaxy with atomic accuracy (AA)
Area selective epitaxy




Surface reaction process

investigation of surface reaction paths of
molecular layer epitaxy with
quadrupole mass spectrometer






Experimental setup.
Quartz plate is moved to expose or
mask GaAs wafer



QMS signals measured on {100} n+ GaAs substrate.


Impurity doping: control of surface stoichiometry





Electrical activation of Te and Se in GaAs at extremely heavy doping up to $5 \times 10^{20} \text{cm}^{-3}$ prepared by intermittent injection of TEG/AsH₃ in ultra-high vacuum,
 Journal of Crystal Growth, Volume 212, Issues 3-4, May 2000, Pages 402-410
 Yutaka Oyama, Jun-ichi Nishizawa, Kohichi Seo and Ken Suto など

Ohno T et. al.

DOPING CHARACTERISTICS OF *p*-GaAs:Zn MLE




Growth rate and hole concentration vs. temperature during arsine injection for Zn doped GaAs grown with temperature synchronized MLE.




Hole concentration vs. DEZn pressure for Zn doping for temperature synchronized MLE.

Zinc doping of GaAs grown with temperature synchronized molecular layer epitaxy


Extremely high and steep impurity profile



Doping mode dependences of impurity concentration evaluated by one-epitaxial run: base DETe doping.



DOPING CHARACTERISTICS OF n-GaAs MLE



▲Te DOPING



○Se DOPING

UP TO 10²¹cm⁻³ IMPURITY CONCENTRATION

5x10¹⁹cm⁻³ ELECTRON CONCENTRATION

Required for nm-channel Tr.


DOPING CHARACTERISTICS OF p-GaAs:Be MLE



Ohno T et. al.

UP TO $4 \times 10^{20} \text{cm}^{-3}$ IMPURITY CONCENTRATION
 $8 \times 10^{19} \text{cm}^{-3}$ HOLE CONCENTRATION
Required for nm-channel Tr.


Ultra low ρ_c metal/semiconductor contact: non-alloyed and selective CVD by $W(CO)_6$



XTEM of MS interface with atomically flat interface

Low-resistance Contacts with Chemical Vapor Deposited Tungsten on GaAs Grown by Molecular Layer Epitaxy
[J. Electrochem. Soc., 146 (1), (1999), 131 - 136]
Yutaka Oyama, Piotr Plotka, Fumio Matsumoto, Toru Kurabayashi, H.hamano, Hideyuki Kikuchi and Jun-ichi Nishizawa など

Contact resistivity for *n*-GaAs (MLE grown)




Also for *p*-GaAs (down to $10^{-8}\Omega\text{cm}^2$ order)


Almost the limit of TLM method

High quality regrown interface

Good interface




regrown layer





Structure of regrown pin diode

High quality regrown interface: chemical analysis



No trace of oxides and carbide after optimized surface treatment
QMS desorption analysis

Also by XPS analysis



Application of MLE GaAs to high quality ultra-small tunnel junctions

Side-wall regrowth process





Figure 1. Schematic drawings of the cross sectional and top view of the fabricated sidewall tunnel diodes. “F” and “R” mean the first epitaxial layers and the regrowth layers. The arrows indicate the positions of sidewall regrown tunnel junctions. Large pad has 100 μm in length, and small one has 50 μm .

*Application of MLE GaAs
to high quality ultra-small
tunnel junctions*

Side-wall regrowth process



Current-voltage characteristics of sidewall TUNNEL junctions

Sidewall mesa orientation dependences







Figure 2. J-V characteristics of GaAs sidewall tunnel junctions at 290 and 77K on (a) normal mesa, (b) 45° inclined configuration and (c) reverse mesa sidewall orientations.

Figure of merits of fabricated TUNNEL junctions





RITD:
Resonant Interband Tunnel diode

Ohno T et. al.

Very high & steep impurity profile at tunnel junction interface

up to $2 \times 10^{18} \text{ cm}^{-3}$ impurities /A

Ohno T et. al.



To be continued to next week

*Ultra fast and high frequency semiconductor electronic
and photonic devices*